Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in kerala-psc-questions-in-malayalam
Multiple Choice Question in kerala-psc-questions-in-malayalam
Multiple Choice Question in electronics-and-communication-engineering-electronic-devices-and-circuits
Multiple Choice Question in database-sql-for-database-construction-and-application-processing
Multiple Choice Question in 035/2016
Question Answer in Antonyms
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics digital concepts
1. The output of a NOT gate is HIGH when ________.
(A): the input changes from LOW to HIGH
(B): the input is HIGH
(C): the input is LOW
(D): voltage is removed from the gate
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->He did not eat the cake; she did not eat it ________....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->The output quality of printer is measured by..........
QA->Which one of the following is an output device?....
QA->. In a normal person at rest the cardiac output or amount of blood pumped per minute by the left ventricle is approximately—....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->Pick out thể one word for - a secret arrangement....
MCQ->How many inputs of a four-input AND gate must be HIGH in order for the output of the logic gate to go HIGH?....
MCQ->A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)?....
MCQ->If ICCH is specified as 1.1 mA when VCC is 5 V and if the gate is in a static (noncharging) HIGH output state, the power dissipation (PD) of the gate is ________.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution