Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in kerala-psc-questions-in-malayalam
Multiple Choice Question in kerala-psc-questions-in-malayalam
Multiple Choice Question in electronics-and-communication-engineering-electronic-devices-and-circuits
Multiple Choice Question in database-sql-for-database-construction-and-application-processing
Multiple Choice Question in 035/2016
Question Answer in Antonyms
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering digital electronics
1. Assertion (A): The access time of memory is lowest in the case of DRAM Reason (R): DRAM uses refreshing cycle.
(A): A is false, R is true
(B): A is true, R is false
(C): Both A and R are correct and R is correct explanation of A
(D): Both A and R are correct but R is not correct explanation of A
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
By: guest on 01 Jun 2017 11.53 pm
DRAM has lower speed than SRAM.
Show Similar Question And Answers
QA->The memory which is known as a volatile memory is:....
QA->Refreshing-ന് ഉപയോഗിക്കുന്ന കീബോർഡ് ഷോർട്ട്കട്ട് ഏതാണ്? ....
QA->A civil case becomes a fit case for appeal to the Supreme Court if:?....
QA->P takes twice as much time as Q or thrice as much time as R to finish a piece of work. They can finish the work in 2 days if work together. How much time will Q take to do the work alone?....
QA->Who is the inventor of Motor cycle?....
MCQ->Assertion (A): The access time of memory is lowest in the case of DRAM Reason (R): DRAM uses refreshing cycle.....
MCQ->What will be the output of the C#.NET code snippet given below? char ch = Convert.ToChar ('a' | 'b' | 'c'); switch (ch) { case 'A': case 'a': Console.WriteLine ("case A | case a"); break; case 'B': case 'b': Console.WriteLine ("case B | case b"); break; case 'C': case 'c': case 'D': case 'd': Console.WriteLine ("case D | case d"); break; }....
MCQ->The access time of a word in 4 MB main memory is 100 ms. The access time of a word in a 32 kb data cache memory is 10 ns. The average data cache bit ratio is 0.95. The efficiency of memory access time is....
MCQ->Assertion (A): A RAM with access time of the order of hundreds of nano seconds is suitable for a control memory.Reason (R): The time taken to execute an operation in a microcomputer is critically de pendent on access time of control memory.....
MCQ->Assertion (A): An instruction cycle consists of fetch and execute cycles.Reason (R): Fetch cycle has one machine cycle but execute cycle may have one or more machine cycles depending on length of instruction.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution