Question Set

1. The logic gate that will have HIGH or "1" at its output when any one (or more) of its inputs is HIGH is a(n):





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->A statement followed by two assumptions I and II is given. You have to consider the statement to be true even if it seems to be at variance from commonly known facts. You are to decide which of the given assumptions can definitely be drawn from the given statement. Indicate which one of the four given alternatives is correct ? Statement : If more encouragement is given to Sports, Indians will win more gold medals at the Olympic Games. Assumptions : I. Indians do not win gold medals. II. More enc....
QA->In an examination of mathematics Rajesh obtained more marks than the total marks obtained by Rahim and Sabu. The total marks obtained by Rahim and Saji was more than the Rajesh’s. Rajesh obtained more marks than Saji, Reenu obtained more marks than Rajesh. Who amongst them obtained the....
QA->‘I have been touring different parts of the world. During these travels, I have had the good fortune to come into contact with several saints and maharshis. But I have frankly to admit that I have never come across one who is spiritually greater than Swami Sree Narayana Guru of Kerala” Whose words are these?....
QA->___ may by law constitute a High Court for a Union Territory or declare any court in any such Territory to be a High Court.?....
QA->How many High Courts in India have jurisdiction over more than one State (Union Territories not included)?....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.

....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit?

....
MCQ->The logic gate that will have HIGH or "1" at its output when any one (or more) of its inputs is HIGH is a(n):....
MCQ->The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n):....
MCQ->The logic gate that will have a LOW output when any one of its inputs is HIGH is the:....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution