Question Set

1. What is meant by parallel load of a counter?




Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->Who is the inventor of Geiger counter?....
QA->Where is Indian Army’s counter-insurgency school situated?....
QA->Who was the leader of Dharma Sabha which has the chief objective to counter act the propaganda of Brahma Samaj?....
QA->Who took initiative to file a counter memorial in favour of Brahmins, against the Malayali Memorial?....
QA->What is Geiger - Muller counter?....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->Consider the following statements pertaining to a pile group and a single pile at failure : 1. In loose and medium dense sands, the failure load per pile in a group will generally be greater than the failure load for a single pile. 2. In cohesive soils, the failure load per pile in a group will be greater than failure load for a single pile. 3. For piles driven in dense sands, the failure load per pile in a group is greater than the failure load for a single pile. 4. When the pile spacing is greater than 10 times the pile diameter, the failure loads per pile in a group and forly same in both sands and clays. Of these statements :....
MCQ->A voltage regulator with a no-load output dc voltage of 12 V is connected to a load with a resistance of 10 . If the load resistance decreases to 7.5 , the load voltage will decrease to 10.9 V. The load current will be ________, and the percent load regulation is ________.....
MCQ->A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.....
MCQ->4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution