Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 11
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ഏപ്രില് 07
Multiple Choice Question in current-affairs-2016-12-22
Multiple Choice Question in current-affairs-2017-01-22
Multiple Choice Question in biochemistry-structure-and-properties-of-peptides
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ക്വിസ് | ഡിസംബര് 05 - 12
Multiple Choice Question in biochemical-engineering-fluid-flow
Multiple Choice Question in biochemistry-allosteric-effects
Multiple Choice Question in current-affairs-2017-05-07
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 26
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics combinational logic circuits
1. When an open occurs on the input of a CMOS gate, the output will ________.
(A): be unpredictable; it may go HIGH or LOW
(B): go HIGH, since full voltage appears across an open
(C): go LOW, because there is no current in an open circuit
(D): react as if the open input were a HIGH
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->________ is an input device commonly available in laptops.....
QA->CMOS - പൂര്ണ്ണ രൂപം?....
QA->What is full form CMOS?....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->The output quality of printer is measured by..........
MCQ->When an open occurs on the input of a CMOS gate, the output will ________.....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->Assume that you have a 3-input NAND gate but need only a 2-input gate. The unused input should be ________.....
MCQ->A practical op-amp has very ________ input impedance, very ________ output impedance, very ________ open-loop voltage gain, and a ________ bandwidth.....
MCQ->Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect themReason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution