Question Set

1. When a J-K flip-flop is used in a circuit, we only have to consider the level at J and K at the active clock edge to know the states of the outputs.



Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->Two statements are given followed by two conclusions I and II. You have to consider the two statements to be true even if they seem to be at variance from commonly known facts. You have to decide which one of the given conclusions is definitely drawn from the given statements. Statement : All virtuous persons are happy. No unhappy person is virtuous. Conclusions : I. Happiness is related to virtue II. Unhappy person is not virtuous.....
QA->‘I have been touring different parts of the world. During these travels, I have had the good fortune to come into contact with several saints and maharshis. But I have frankly to admit that I have never come across one who is spiritually greater than Swami Sree Narayana Guru of Kerala” Whose words are these?....
QA->Which civilization invented water clock and sundial to know the time ?....
QA->“I consider it the greatest good fortune of my life to have visited the beautiful Travancore state and met the most venerable saint, Sree Narayana Guru Swami trippadangal” Who wrote these words in the guest book at Sivagiri?....
MCQ->When a J-K flip-flop is used in a circuit, we only have to consider the level at J and K at the active clock edge to know the states of the outputs.....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
MCQ->Which of the following conditions should be satisfied to call an astable multivibrator circuit using discrete components as a digital circuit? A flip-flop is always a digital circuit. Only when we assign 1 and 0 to the high and low levels of the output, a flip-flop is called a digital circuit. Only if the power, supply voltage is maintained at + 5 V or - 5 V, it is called a digital circuit. Only if it is in IC form, following the technology of IC manufacture, it is called a digital circuit.Select the correct answer from the codes given below:....
MCQ->Consider the following statements: Race around condition can occur in JK flip flop when both inputs are 1A flip flop is used to store one bit of informationA transparent latch is a D type flip flopMaster slave flip flop is used to store two bits of information Which of the above are correct?....
MCQ->Consider the following statements: A flip-flop is used to store 1-bit of information. Race-around condition occurs in a J-K flip-flop when both the inputs are 1. Master-slave configuration is used in flip-flops to store 2-bits of information A transparent latch consists of a D-type flip-flop. Which of the above statements is/are correct?....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution