Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics digital concepts
1. The invalid range for an input to TTL logic is from ________.
(A): 0 to 0.8 V
(B): 0.8 to 2.0 V
(C): 1.2 to 1.6 V
(D): 2.0 to 5.0 V
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->________ is an input device commonly available in laptops.....
QA->Which indigenous missile has recently been upgraded from 290 kilometers range to 500 kilometers range?....
QA->Power of the judiciary to declare a law invalid on Constitutional ground is called?....
QA->Power of the judiciary to declare a law invalid on Constitutional ground is called?....
QA->Power of the judiciary to declare a law invalid on Constitutional ground is called?....
MCQ->The invalid range for an input to TTL logic is from ________.....
MCQ->Assertion (A): TTL is a very popular logic in SSI and MSI category.Reason (R): In Schottky TTL the power dissipation is less than in ordinary TTL.....
MCQ->The gates in this figure are implemented using TTL logic. If the input of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________. ....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit? ....
MCQ->What is the range of invalid TTL output voltage?....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution