Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics digital system projects using hdl
1. In the digital clock project HDL code, the MOD-12 counter is using ________.
(A): a BCD counter followed by a MOD-2 counter
(B): a MOD-12 counter followed by a D flip-flop
(C): a MOD-6 counter followed by a MOD-2 counter
(D): a single HDL module
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->Kalabhavan Digital Studio is a digital post processing studio owned by?....
QA->What is India's position in digital competitiveness in the world as per the IMD World Digital Competitiveness Ranking 2019 (WDCR) report?....
QA->Method of cultivating plants without using soil but by using nutrient solution?....
QA->The UNDP Global Human Development Index (HDl) 2011 released on November 2 places India at ?....
MCQ->In the digital clock project, a MOD-60 BCD counter is made from a MOD-10 counter cascaded to a MOD-6 BCD counter.....
MCQ->Assertion (A): Divide-64 counter is a Mod-64 counter and divides the input frequency by 64 Reason (R): A Mod 64 counter can be obtained by cascading Mod 16 and Mod 4 counters.....
MCQ->In the digital clock project HDL code, the MOD-12 counter is using ________.....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->In the digital clock project, what is the frequency of the MOD-6 counter in the minutes section?....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution