Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 11
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ഏപ്രില് 07
Multiple Choice Question in current-affairs-2016-12-22
Multiple Choice Question in current-affairs-2017-01-22
Multiple Choice Question in biochemistry-structure-and-properties-of-peptides
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് - ക്വിസ് | ഡിസംബര് 05 - 12
Multiple Choice Question in biochemical-engineering-fluid-flow
Multiple Choice Question in biochemistry-allosteric-effects
Multiple Choice Question in current-affairs-2017-05-07
Multiple Choice Question in കറന്റ് അഫയേഴ്സ് മേയ് 26
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics flip flops
1. Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.
(A): False
(B): True
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->There are 4000 literates in a village.45 % read Newspaper A and 65% read Newspaper B.25% read neither A nor B.How many persons read both the newspapers?....
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->Which of the following groups consists of only input devices?....
QA->An ordinary clock loses time in summer. This is because:?....
QA->Old-written material; which cannot be read easily; how can be read?....
MCQ->Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
MCQ->Assertion (A): Master slave JK flip flop is commonly used in high speed synchronous circuitry Reason (R): Master slave JK flip flop uses two JK flip flops in cascade.....
MCQ->With a JK master-slave flip-flop the master is cocked when the clock is _____ and the slave is triggered when the clock is _____....
MCQ->With a JK master-slave flip-flop the master is clocked when the clock is __________ , and the slave is triggered when the clock is __________ .....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution