Question Set

1. The data transmission system shown in below has a problem; the parity error output is always high. A logic analyzer is used to examine the system and shows that the DATA IN on the left matches the DATA OUT on right. What might be causing the problem?





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->A cyclist goes 40 km towards East and then turning to right he goes 40 km. Again he turn to his left and goes 20 kn. After this he turns to his left and goes 40 km, then again turns right and goes 10 km. I-low far is he from his starting point ?....
QA->The average score of a cricketer for ten matches is 9 runs. If the average for the first six matches is 42, what is the average for the last four matches?....
QA->Rahim travelled straight from point E to F at a distance of 5 km. From F he turned left and travelled 6 km and reached point G, there he took a left turn and travelled 5 km to reach point H. He took another left turn and travelled 2 km and reached point I. How far is he from the starting point ?....
QA->Arjun walks 2 kms northwards and then he turns right and moves 3 kms. He again turns right and goes 2 kms and turns his left and starts walking straight. In which direction he is walking now ?....
QA->Arjun walks 2 kms northwards and then he turns right and moves 3 kms. He again turns right and goes 2 kms and turns his left and starts walking straight. In which direction he is walking now ?....
MCQ->The data transmission system shown in below has a problem; the parity error output is always high. A logic analyzer is used to examine the system and shows that the DATA IN on the left matches the DATA OUT on right. What might be causing the problem?

....
MCQ->Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, Q0-Q3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?

....
MCQ->An odd-parity generator produces an odd-parity bit to go along with the data. The parity of the transmitted data is _____ An XOR gate can test each received word for parity rejecting words with _____ parity.....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit?

....
MCQ->The circuit in Figure 9-8 is defective; data is not appearing on the output lines. A check with the scope shows data pulses on the serial data line and multiplex control lines, S0–S2; no parity error is indicated. A further check with a logic probe indicates that Vcc and ground appear to be present. What might be wrong with the circuit?....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution