Question Set

1. An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->പ്രകാശത്തിൻറെ Red Shift, Blue Shift എന്നീ പ്രതിഭാസങ്ങൾക്ക് കാരണം....
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->The range of electromagnetic spectrum between 10 KHz and 1 GHz is called:....
QA->Pick out the phrasal verb which means the word underlined :The officer promised to examine my ear without delay....
QA->The angle between the minute hand and the hour hand of a clock when the time is 20, is:....
MCQ->An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?....
MCQ->Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a timeReason (R): A serial in-serial out shift register can be used to introduce a time delay.

....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
MCQ->Assertion (A): In a serial in-serial out shift register, access is available only to the left most or right most flip flops Reason (R): If the output of a shift register is feedback to serial input it can be used as a ring counter.

....
MCQ->An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________.....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution