Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in Malayalam General Knowledge
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics standard logic devices
1. CMOS logic is probably the best all-around circuitry because of its:
(A): low power consumption
(B): low power consumption and very high noise immunity
(C): packing density
(D): very high noise immunity
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->The best American film of all time, according to the American Film Institutes contest for 100 best films....
QA->How are the orbits of planets around the Sun; or of satellites around the Earth;?....
QA->How are the orbits of planets around the Sun, or of satellites around the Earth,?....
QA->When did the battle which is the story of Mahabharata most probably take place?....
QA->When did the battle which is the story of Mahabharata most probably take place ?....
MCQ->CMOS logic is probably the best all-around circuitry because of its:....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit? ....
MCQ->Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.....
MCQ->Pick out thể one word for - a secret arrangement....
MCQ->Assertion (A): Power drain of CMOS increases with operating frequency Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution