Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering exam question papers
1. A 16 bit type ADC uses 1 MHz clock its maximum conversion time is __________ .
(A): 15 ms
(B): 16 μs
(C): 6.5 ms
(D): 66 ms
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
By: guest on 02 Jun 2017 12.55 am
Conversion time = ⇒ ⇒ 6.5 m sec.
Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->Time in the reflection of a clock is 10 pm, then what is the original time?....
QA->Bit ന്റെ പൂർണ്ണരൂപം?....
QA->Electro magnetic spectrum between 30MHzand 300 MHz is called?....
QA->Frequency ranging from 300 MHZ to 3 GHz is called?....
MCQ->A 16 bit type ADC uses 1 MHz clock its maximum conversion time is __________ .....
MCQ->A 16 bit counter type ADC uses 1 MHz clock then its maximum conversion time is __________ .....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
MCQ->Conversion rate, for a successive approximation ADC which uses 2 MHz clock and 5 bit binary ladder containing 8 VV reference voltage is __________ .....
MCQ->What will be the maximum conversion time in 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution