Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics combinational logic analysis
1. Implementing the expression AB + CDE using NAND logic, we get:
(A): (A)
(B): (B)
(C): (C)
(D): (D)
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->Which Union Ministry is implementing the Biodiesel Mission (as Nodal Ministry)?....
QA->Method of cultivating plants without using soil but by using nutrient solution?....
QA->Arithmetic Logic പ്രവർത്തനങ്ങൾക്കായുള്ള കംപ്യൂട്ടറിലെ Local Storage Area ഏത്? ....
QA->Arithmetic and Logic Unit ന്റെ ധർമം എന്ത്? ....
QA->The function of Arithmetic and Logic Unit (ALU) is?....
MCQ->Implementing the expression AB + CDE using NAND logic, we get: ....
MCQ->Implementing the expression using NAND logic, we get: ....
MCQ->What are the ultimate purpose of minimizing logic expressions? To get small size expression.To reduce the number of variables in the given expression.To implement the function of the logic expression with least hardware.To reduce the expression for making it feasible for hardware implementation. Select the correct answer from the codes given below:....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->Implementing the expression with NOR logic, we get: ....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution