Question Set

1. Why is a pull-up resistor needed when connecting TTL logic to CMOS logic?





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->CMOS - പൂര്‍ണ്ണ രൂപം?....
QA->What is full form CMOS?....
QA->Arithmetic Logic പ്രവർത്തനങ്ങൾക്കായുള്ള കംപ്യൂട്ടറിലെ Local Storage Area ഏത്? ....
QA->Arithmetic and Logic Unit ന്റെ ധർമം എന്ത്? ....
QA->The function of Arithmetic and Logic Unit (ALU) is?....
MCQ->Why is a pull-up resistor needed when connecting TTL logic to CMOS logic?....
MCQ->Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect themReason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.

....
MCQ->Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.....
MCQ->The parallel combination of a 6.8 k resistor and a 10 k resistor is in series with the parallel combination of a 2.2 k resistor and a 1 k resistor. A 100 V source is connected across the circuit. The resistor(s) with the greatest voltage drop is (are)....
MCQ->Why is a pull-up resistor needed for an open collector gate?....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution