Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in 035/2016
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics logic gates
1. A CMOS IC operating from a 3-volt supply will consume ________.
(A): less power than a TTL IC
(B): more power than a TTL IC
(C): no power at all
(D): the same power as a TTL IC
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->Energy efficient in lamps means they consume Low energy Electric bulb was Invented by?....
QA->CMOS - പൂര്ണ്ണ രൂപം?....
QA->What is full form CMOS?....
QA->The e.m.f or potential difference measured in volt is called?....
QA->Potential difference measured in volt is called?....
MCQ->A CMOS IC operating from a 3-volt supply will consume ________.....
MCQ->Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect themReason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.....
MCQ->Assertion (A): Power drain of CMOS increases with operating frequency Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.....
MCQ->CMOS circuits consume less power than TTL circuits.....
MCQ->The PCM signal shown below uses amplitude level of +1 volt and -1 volt to represent binary symbol 0 and 1 respectively. Each code word consists of 4 bits. The sampled version of analog signal from which this PCM signal is derived is ....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution