Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Question Answer in kerala-psc-questions-in-malayalam
Multiple Choice Question in kerala-psc-questions-in-malayalam
Multiple Choice Question in electronics-and-communication-engineering-electronic-devices-and-circuits
Multiple Choice Question in database-sql-for-database-construction-and-application-processing
Multiple Choice Question in 035/2016
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Multiple Choice Question in 025/2016
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering digital electronics
1. Assertion (A): Power drain of CMOS increases with operating frequency Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.
(A): A is false, R is true
(B): A is true, R is false
(C): Both A and R are correct and R is correct explanation of A
(D): Both A and R are correct but R is not correct explanation of A
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->The device used for converting current from a lower voltage to a higher voltage is known as?....
QA->Voltage levels in a circuit is either represented by?....
QA->When frequency increases wave length?....
QA->Which bank has tied up with BCG (India) on November 29, 2017, for its transformation initiatives?....
QA->The spatial frequency of a wave, either in cycles per unit distance or radians per unit distance is called?....
MCQ->Assertion (A): Power drain of CMOS increases with operating frequency Reason (R): All unused CMOS inputs should be tied either to a fixed voltage level (0 or VDD) or to another input.....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->An unused input of a NAND gate can be left unconnected, pulled high by a pull-up resistor and tied together with another input and not change the logic output.....
MCQ->Unused TTL inputs should be tied LOW.....
MCQ->For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution