1. For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->The device used for converting current from a lower voltage to a higher voltage is known as?....
QA->Giridharlal’s family consists of his wife Radha. 3 sons and 2 daughters. One daughter is yet to be married and the other daughter has a son. Two sons have 2 children each and the third son has 3 children. An old aunt and sonin-law also stay with them. How many members are there in Giridharlal’s family ?....
QA->A family consists of two grandparents, two parents and three grandchildren. The average age of the grandparents is 67 years, that of the parents is 35 years and that of the grandchildren is 6 years. The average age of the family is....
QA->Arithmetic Logic പ്രവർത്തനങ്ങൾക്കായുള്ള കംപ്യൂട്ടറിലെ Local Storage Area ഏത്? ....
MCQ->For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is....
MCQ->There are four different logic level ranges for TTL and CMOS: VIL, VIH, VOL, and VOH.....
MCQ->Why are the maximum value of VOL and the minimum value of VOH used to determine the noise margin rather than the typical values for these parameters?....
MCQ->Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect themReason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.

....
MCQ->Match the following: List I (Logic family) List II (Characteristic of logic family) A.TTL1.Maximum power ConsumptionB.ECL2.Highest Packing DensityC.NMOS3.Least Power ConsumptionD.CMOS4.Saturated Logic

....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution