Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in 035/2016
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics shift registers
1. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________.
(A): QE
(B): QF
(C): QG
(D): QH
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->The piece of hardware that converts your computer’s digital signal to an analog signal that can travel over telephone lines is called a–....
QA->പ്രകാശത്തിൻറെ Red Shift, Blue Shift എന്നീ പ്രതിഭാസങ്ങൾക്ക് കാരണം....
QA->Pick out the phrasal verb which means the word underlined :The officer promised to examine my ear without delay....
QA->The process of converting analogue signal into digital information is done by....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
MCQ->An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________.....
MCQ->Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a timeReason (R): A serial in-serial out shift register can be used to introduce a time delay.....
MCQ->Assertion (A): In a serial in-serial out shift register, access is available only to the left most or right most flip flops Reason (R): If the output of a shift register is feedback to serial input it can be used as a ring counter.....
MCQ->An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?....
MCQ->Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution