Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in Malayalam General Knowledge
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronic devices dc biasing fets
1. The input controlling variable for an FET transistor is a ________ level.
(A): All of the above
(B): current
(C): resistor
(D): voltage
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->What is involved in controlling blood sugar level?....
QA->________ is an input device commonly available in laptops.....
QA->Which connects the ocean floor level with the continental level?....
QA->Which connects the ocean floor level with the continental level ?....
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
MCQ->The input controlling variable for an FET transistor is a ________ level.....
MCQ->The input controlling variable for a(n) ________ is a current level and a voltage level for a(n) ________.....
MCQ->The controlled variable on the output side of an FET transistor is a ________ level.....
MCQ->For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is....
MCQ->In the input RC circuit of a single-stage BJT or FET amplifier, as the frequency ________, the capacitive reactance ________ and ________ of the input voltage appears across the output terminals.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution