Question Set

1. A JK flip flop has tpd= 12 ns. The largest modulus of a ripple counter using these flip flops and operating at 10 MHz is





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

  • By: guest on 01 Jun 2017 11.52 pm
    Number of flip-flops = = 8.333 say 8 Modulus = 28 = 256.
Show Similar Question And Answers
QA->India`s first Tera Flops Super Computer....
QA->‘I have been touring different parts of the world. During these travels, I have had the good fortune to come into contact with several saints and maharshis. But I have frankly to admit that I have never come across one who is spiritually greater than Swami Sree Narayana Guru of Kerala” Whose words are these?....
QA->Method of cultivating plants without using soil but by using nutrient solution?....
QA->Who was the leader of Dharma Sabha which has the chief objective to counter act the propaganda of Brahma Samaj?....
QA->Giridharlal’s family consists of his wife Radha. 3 sons and 2 daughters. One daughter is yet to be married and the other daughter has a son. Two sons have 2 children each and the third son has 3 children. An old aunt and sonin-law also stay with them. How many members are there in Giridharlal’s family ?....
MCQ->A JK flip flop has tpd= 12 ns. The largest modulus of a ripple counter using these flip flops and operating at 10 MHz is....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->A pulse train with a 1 MHz frequency is counted using a 1024 modulus ripple counter using JK flip flops. The maximum propagation delay for each flip-flop should be....
MCQ->4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then....
MCQ->A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution