1. A memory system of size 16 k bytes is to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is





Write Comment

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

  • By: guest on 01 Jun 2017 05.52 pm
    .
Show Similar Question And Answers
QA->Which company designed and developed the humanoid robot "ASIMO"?....
QA->Which type of glass is used for making glass containers such as bottles and jars ?....
QA->Which element is produced in large scale by using the Claus Process ?....
QA->Which great work of Leo Tolstoy starts with the line "All happy families are alike; each unhappy family is unhappy in its own way"?....
QA->The area including 26 European countries that have abolished passport and any other type of border control at their mutual borders is called _____?....
MCQ->A memory system of size 16 K bytes is required to be designed using memory chips having 12 address lines and 4 data lines-each. The number of such chips required to design and the memory system is :....
MCQ->A memory system of size 16 k bytes is to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is....
MCQ->Read the following statements about address space in microprocessors An address space is a set of all possible addresses which can be generated by a microprocessor.Each address in the address space allows a designer to provide at least one memory or I/O location in the system.Two types of address spaces are memory and I/O address space.Some micro processors have only one type of address space. Which of the above are correct?....
MCQ->A microprocessor with a 16 bit address bus is used in a linear memory selection configuration. Address bus lines are directly uses as chip selects of memory chips with 4 memory chips the maximum addressable memory space is....
MCQ->A microprocessor with a 16-bit address bus is used in a linear memory selection configuration (i.e., Address bus lines are directly used as chip selects of memory chips) with 4 memory chips. The maximum addressable memory space is....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use
DMCA.com Protection Status Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions