Question Set

1. The input to a parity detector is 1001. The output is





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

  • By: guest on 01 Jun 2017 11.53 pm
    Since the number of 1 's is even, output is 0.
Show Similar Question And Answers
QA->AD 1001 ൽ ഇന്ത്യ ആക്രമിച്ച തുർക്കി ഭരണാധികാരി?....
QA->എ ഡി – 1001- ൽ ഇന്ത്യ ആക്രമിച്ച തുർക്കി ഭരണാധികാരി ?....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->The output quality of printer is measured by..........
QA->Which one of the following is an output device?....
MCQ->An odd-parity generator produces an odd-parity bit to go along with the data. The parity of the transmitted data is _____ An XOR gate can test each received word for parity rejecting words with _____ parity.....
MCQ->Consider the following statements regarding phase sensitive detector The detector reads zero when phases of input signal and reference signal are different.The detector acts as a linear rectifier.The detector can be used as vector voltmeter. Of the above statements which are correct?....
MCQ->The input to a parity detector is 1001. The output is....
MCQ->The XOR gates are ideal for testing parity because even-parity words produce a _____ output and odd-parity words produce a _____ output....
MCQ->Assertion (A): In 8085, P flag is for parity checking.Reason (R): If the result of ALU has even parity, P flag is set and if the result has odd parity, P flag is reset.

....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution