Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering digital electronics
1. A mode-10 counter can divide the clock frequency by a factor of
(A): 10
(B): 100
(C): 1000
(D): 10000
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
By: guest on 01 Jun 2017 11.53 pm
Decade counter is divide by 10 counter.
Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->P can do a work in the same time in which Q and R together can do it. If P and Q work together, the work can be completed in 10 days. R alone needs 50 days to complete the same work. then Q alone can do it in....
QA->The Chappell & White classification system is used to divide varieties?....
QA->What is the name of the water body that divide the Andaman & Nicobar island groups?....
QA->Find the greatest number that will divide 2930 and 3250 and will leave as remainder 7 and 11 respectively?....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->A mode-10 counter can divide the clock frequency by a factor of....
MCQ->A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.....
MCQ->Assertion (A): Divide-64 counter is a Mod-64 counter and divides the input frequency by 64 Reason (R): A Mod 64 counter can be obtained by cascading Mod 16 and Mod 4 counters.....
MCQ->A mod-10 counter can divide the clock frequency by a factor of....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution