Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering digital electronics
1. In a 4 bit counter the output of 3 JK FFs from MSB downward are connected to the NAND gate whose O/P is connected to CLR
(A): it is a MOD-14 counter
(B): it is divide by 10 counter
(C): it is divided by 13 counter
(D): it is MOD-13 counter
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->To make a notebook act as a desktop model, the notebook can be connected to a ………………….. which is connected to a monitor-and other devices.....
QA->The exponent of Downward Filtration Theory?....
QA->Bit ന്റെ പൂർണ്ണരൂപം?....
QA->During the British reign ‘Downward Filtration Theory’ is related to?....
QA->ബിറ്റ് കോയിൻ (Bit Coin) ഔദ്യോഗിക കറൻസിയായി അംഗീകരിച്ച ആദ്യ രാജ്യം?....
MCQ->In a 4 bit counter the output of 3 JK FFs from MSB downward are connected to the NAND gate whose O/P is connected to CLR....
MCQ->The counter shown in figure is built using 4 negative edge triggered toggle FFs. The FFs can be set synchronously when R = 0. The combinational logic required to realize a modulo 13 counter is ....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->Read the following statements The circuitry of ripple counter is more complex than that of synchronous counter.The maximum frequency of operation of ripple counter depends on the modulus of the counter.The maximum frequency of operation of synchronous counter does not depend on the modulus of the counter. Which of the above statements are correct?....
MCQ->4 bit ripple counter and 4 bit synchronous counter are made using flip-flop having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution