Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering digital electronics
1. The inputs to logic gate are 0. The output is 1. The gate is
(A): AND or XOR
(B): NAND or XOR
(C): NOR or Ex-NOR
(D): OR or XOR
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->Arithmetic Logic പ്രവർത്തനങ്ങൾക്കായുള്ള കംപ്യൂട്ടറിലെ Local Storage Area ഏത്? ....
QA->Arithmetic and Logic Unit ന്റെ ധർമം എന്ത്? ....
QA->The function of Arithmetic and Logic Unit (ALU) is?....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->Arithmetic Logic പ്രവർത്തനങ്ങൾക്കായുള്ള കമ്പ്യുട്ടറി ലെ Iocal storage area?....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit? ....
MCQ->An electronic logic gate whose output is logic 0 only when all inputs are logic 1 is....
MCQ->An AND gate has four inputs. One of the inputs is low and other inputs are high. The output....
MCQ->The format used to present the logic output for the various combinations of logic inputs to a gate is called a(n):....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution