Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering exam question papers
1. The following circuit is implementation of: sum of full addercarry of half adder difference of full subtractor
(A): 1 and 2 both
(B): 1 only
(C): 2 only
(D): 3 only
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
By: guest on 02 Jun 2017 12.55 am
Let the two bits be A and B. Then the truth table be: Now it is evident from the truth tables that Sum and Difference are same.
Show Similar Question And Answers
QA->In an examination A obtains 48 % of full marks and B obtains 33% of full marks. Together they get 567 marks. Find the full marks :....
QA->At the time of short-circuit; what will be the current in the circuit?....
QA->At the time of short-circuit, what will be the current in the circuit?....
QA->Potential difference in an electric circuit is measured by?....
QA->If the product of two numbers is 120 and the sum of their square is 289, then the sum of the two numbers is....
MCQ->The following circuit is implementation of: sum of full addercarry of half adder difference of full subtractor ....
MCQ->The following circuit is implementation of Sum of full adderCarry of half adderDifference of full subtractor ....
MCQ->Consider the following statements a half adder. As a half subtractor alsohas two outputs CH = x x y and Sn = x ⊕ y for two inputs x and yhas two outputs CH = x + y and SH = x ⊕ y for two inputs x and yis a combinational circuit Which of the statements given above is/are correct?....
MCQ->What is the difference between a full-adder and a half-adder?....
MCQ->Which of the following are unique characteristics of half-duplex Ethernet when compared to full-duplex Ethernet? Half-duplex Ethernet operates in a shared collision domain. Half-duplex Ethernet operates in a private collision domain. Half-duplex Ethernet has higher effective throughput. Half-duplex Ethernet has lower effective throughput.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution