Question Set

1. A 'n' bit sequence generator employing SR flip-flop has maximum length of the sequence as :





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

  • By: guest on 02 Jun 2017 12.55 am
    Since for SR flip-flop all zero state is lock-in state; from which SR can not get out, the maximum length of sequence with 'n' bits will be 2n - 1.
Show Similar Question And Answers
QA->The process of employing a participative approach in which employees, customers and opinion leaders help select projects to receive funds, volunteerism, gifts and services in kind for building relationships with key publics in communities is known as....
QA->In the armature and the field magnet of a generator; the stationary part is the:....
QA->Which state has the maximum length of surface roads?....
QA->Bit ന്റെ പൂർണ്ണരൂപം?....
QA->ബിറ്റ് കോയിൻ (Bit Coin) ഔദ്യോഗിക കറൻസിയായി അംഗീകരിച്ച ആദ്യ രാജ്യം?....
MCQ->A 'n' bit sequence generator employing SR flip-flop has maximum length of the sequence as :....
MCQ->Consider the following statements: Race around condition can occur in JK flip flop when both inputs are 1A flip flop is used to store one bit of informationA transparent latch is a D type flip flopMaster slave flip flop is used to store two bits of information Which of the above are correct?....
MCQ->Consider the following statements: A flip-flop is used to store 1-bit of information. Race-around condition occurs in a J-K flip-flop when both the inputs are 1. Master-slave configuration is used in flip-flops to store 2-bits of information A transparent latch consists of a D-type flip-flop. Which of the above statements is/are correct?....
MCQ->Assertion (A): Master slave JK flip flop is commonly used in high speed synchronous circuitry Reason (R): Master slave JK flip flop uses two JK flip flops in cascade.

....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution