Question Set

1. Assertion (A): A RAM with access time of the order of hundreds of nano seconds is suitable for a control memory.Reason (R): The time taken to execute an operation in a microcomputer is critically de pendent on access time of control memory.





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->A, B and C start at the same time in the same direction to run around a circular stadium. A completes a round in 252 seconds, B in 308 seconds and c in 198 seconds, all starting at the same point. After what time will they again at the starting point ?....
QA->Father is aged three times more than his son Ram . After 8 years, he would be two and a half times of Ram"s age. After further 8 years, how many times would he be of Ram"s age?....
QA->A train passes a station platform in 36 seconds and a man standing on the platform in 20 seconds. If the speed of the train is 54 km/hr, what is the length of the platform?....
QA->A train passes a platform in 36 seconds. The same train passes a man standing on the platform in 20 seconds. If the speed of the train is 54 km/hr, The length of the platform is....
QA->A train of length 150 meters took 8 seconds to cross a bridge of length 250 meters. Time taken by the train to cross a telephone post is....
MCQ->Assertion (A): A RAM with access time of the order of hundreds of nano seconds is suitable for a control memory.Reason (R): The time taken to execute an operation in a microcomputer is critically de pendent on access time of control memory.

....
MCQ->Assertion (A): Most PCs use static RAM for main memory.Reason (R): Static RAM is faster than dynamic RAM.

....
MCQ->Assertion (A): An instruction cycle consists of fetch and execute cycles.Reason (R): Fetch cycle has one machine cycle but execute cycle may have one or more machine cycles depending on length of instruction.

....
MCQ->Assertion (A): A dynamic RAM chip has much smaller cell than a static RAM chip.Reason (R): In dynamic RAM one bit of information is stored as the charge on a capacitor.

....
MCQ->The access time of a word in 4 MB main memory is 100 ms. The access time of a word in a 32 kb data cache memory is 10 ns. The average data cache bit ratio is 0.95. The efficiency of memory access time is....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution