Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Multiple Choice Question in 035/2016
Multiple Choice Question in database-database-redesign
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics and communication engineering microprocessors
1. RESET OUT signal when high indicates that
(A): either (a) or (b)
(B): none of the above
(C): program counter etc. are being reset
(D): program counter etc. are being set
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->The piece of hardware that converts your computer’s digital signal to an analog signal that can travel over telephone lines is called a–....
QA->Who is the author of the book Reset: Regaining India’s Economic Legacy?....
QA->A high value of tan delta indicates....
QA->___ may by law constitute a High Court for a Union Territory or declare any court in any such Territory to be a High Court.?....
QA->If a stay order has been granted by the High Court in a case, the application of the affected party by such an order shall be disposed of by the High Court within a period of?....
MCQ->Assertion (A): In 8085 when RESET OUT goes low processing begins. Reason (R): CPU remains reset till RESET IN signal goes high.....
MCQ->RESET OUT signal when high indicates that....
MCQ->The transfer function for an ideal proportional plus reset controller (reset time T) is....
MCQ->A J-K flip-flop is reset and must stay reset after the clock pulse. This transition requires that ________.....
MCQ->Assertion (A): Integral control action is sometimes called reset control.Reason (R): Reset rate is expressed as number of repeats per unit time.....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution