Question Set

1. The maximum output voltage recognized as a LOW by a TTL gate is 2.0 V.



Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->The device used for converting current from a lower voltage to a higher voltage is known as?....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->The output quality of printer is measured by..........
QA->Which one of the following is an output device?....
QA->. In a normal person at rest the cardiac output or amount of blood pumped per minute by the left ventricle is approximately—....
MCQ->The maximum output voltage recognized as a LOW by a TTL gate is 2.0 V.....
MCQ->For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is....
MCQ->Assertion (A): The TTL output acts as a current sink in low state Reason (R): The TTL input current is largest in low state.

....
MCQ->Assertion (A): Even if TTL gates and CMOS gates used in a realization have the same power supply of + 5 V, suitable circuit is needed to interconnect themReason (R): VOH, VOL, VIH and VIL of a TTL gave are respectively 2.4, 0.4, 2 and 0.8 V respectively. If supply voltage is + 5 V. VIL and VIH for CMOS gate for the supply voltage of + 5 V are 1.5 V and 3.5 V respectively.

....
MCQ->The minimum input voltage recognized as HIGH by a TTL gate is ________.....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution