Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in Malayalam General Knowledge
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
electronics logic gates
1. A logic circuit whose output is LOW when at least one input is HIGH is a(n) _________ gate.
(A): AND
(B): exclusive-OR gate
(C): NAND
(D): NOR
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->At the time of short-circuit; what will be the current in the circuit?....
QA->At the time of short-circuit, what will be the current in the circuit?....
QA->Who exhorted the world famous dictum "One caste, One religion, One clan, One world, One God"?....
QA->Whose famous saying is “One Caste, one Religion, one God for man”?....
MCQ->A logic circuit whose output is LOW when at least one input is HIGH is a(n) _________ gate.....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->The RAM circuit given below is suspected of being bad. A check with a logic probe shows pulse activity on all of the address lines and data inputs. The / line and inputs are forced HIGH and the data output lines are checked with the logic probe. Q0, Q2, and Q3 show a dim indication on the logic probe; Q1 indicates a HIGH level on the logic probe. What, if anything, is wrong with the circuit? ....
MCQ->For a logic family VOH is the minimum output high level voltage VOL is the maximum output low level voltageVIH is the minimum acceptable input high level voltageVIL is the maximum acceptable input low level voltage The correct relationship is....
MCQ->An 8 bit transistor register has output voltage of low-high-low-high-low-high-low-high. The decimal number stored is....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution