Question Set

1. When the output of a tri-state shift register is disabled, the output level is placed in a:





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Show Similar Question And Answers
QA->Which Ministry has launched an Indian National Anthem video in sign language, featuring disabled and partially disabled children?....
QA->പ്രകാശത്തിൻറെ Red Shift, Blue Shift എന്നീ പ്രതിഭാസങ്ങൾക്ക് കാരണം....
QA->Which state government has decided to prepare the National Citizen Register (NCR) on the basis of Assam Government?....
QA->Which connects the ocean floor level with the continental level?....
QA->Which connects the ocean floor level with the continental level ?....
MCQ->When the output of a tri-state shift register is disabled, the output level is placed in a:....
MCQ->Read the following statements as regards register pairs in microprocessor 8085B represents B, C pair with B as high order register and C as low order register.D represents D, E pair with D as high order register and E as low order register.H represents H, L pair with H as high order register and L as low order register. Which of the above statements are correct?....
MCQ->When the output of a tristate shift register is disabled, the output level is placed in a:....
MCQ->In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be ....
MCQ->The initial contents of the 4 bit serial in parallel out right shift, shift register shown in figure is 0110. After three clock pulses are applied, the contents of the shift register will be ....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution