Question Set

1. In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be





Ask Your Doubts Here

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

  • By: guest on 01 Jun 2017 11.53 pm
Show Similar Question And Answers
QA->A man started to walk East. After moving a distance he turned to his right. After moving a distance he turned to his right again. After moving a little he turned in the end of his left. In which direction he going is now?....
QA->പ്രകാശത്തിൻറെ Red Shift, Blue Shift എന്നീ പ്രതിഭാസങ്ങൾക്ക് കാരണം....
QA->If the central portion of a convex lens is wrapped in black paper as shown in the figure?....
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->John started from his home and walked 12 km.Then he took a right turn and walked 4 km.Then again,he took a right turn and walked 8 km and finally took another right turn and walked 1 km.How far is he from his home now?....
MCQ->In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be ....
MCQ->The initial contents of the 4 bit serial in parallel out right shift, shift register shown in figure is 0110. After three clock pulses are applied, the contents of the shift register will be ....
MCQ->In the given figure shows a 4 bit serial in parallel out right shift register. The initial contents as shown are 0110. After 3 clock pulses the contents will be ....
MCQ->Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?....
MCQ->Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a timeReason (R): A serial in-serial out shift register can be used to introduce a time delay.

....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions
Question ANSWER With Solution