Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Question Answer in KERALA PSC
Multiple Choice Question in KERALA PSC
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics flip flops
1. A positive edge-triggered flip-flop changes states with a HIGH-to-LOW transition on the clock input.
(A): False
(B): True
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->A pendulum clock is set to give correct time at the sea level. This clock is moved to a hill station at an altitude of 2500m above the sea level. In order to keep correct time on the hill station, the length of the pendulum?....
QA->What is termed as the period of high inflation and low economic growth?....
QA->Which winds are flowing from sub tropical high pressure to sub polar low pressure?....
QA->High and low....
QA->The high and the low....
MCQ->Consider the following statements: For a master-slave J-K flip-flop, the toggle frequency is the maximum clock frequency at which the flip-flop will toggle reliably.the data input must precede the clock triggering edge transition time by time minimum time.the data input must remain fixed for a given time after, the clock triggering edge transition time for reliable operation.propagation delay time is equal to the rise time and fall time of the data. Which of the above statements is/are correct?....
MCQ->A positive edge-triggered flip-flop changes states with a HIGH-to-LOW transition on the clock input.....
MCQ->When using edge-triggered flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.....
MCQ->In a positive-edge-triggered JK flip-flop, a low J and a low K produce __________ state. A high __________ on the rising edge of the clock.....
MCQ->Consider the following statements: Race around condition can occur in JK flip flop when both inputs are 1A flip flop is used to store one bit of informationA transparent latch is a D type flip flopMaster slave flip flop is used to store two bits of information Which of the above are correct?....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution