Toggle navigation
Home
KPSC Previous Question Papers
Article Category
kerala psc
upsc
General
Popular Pages
Multiple Choice Question in aptitude-area
Multiple Choice Question in non-verbal-reasoning-grouping-of-images
Multiple Choice Question in aptitude-compound-interest
Multiple Choice Question in engineering-mechanics-kinetics-of-a-particle-impulse-and-momentum
Multiple Choice Question in database-database-redesign
Multiple Choice Question in 035/2016
Question Answer in malayalam-kerala-psc-questions
Multiple Choice Question in malayalam-kerala-psc-questions
Multiple Choice Question in current-affairs-2017-03-05
Multiple Choice Question in electronic-devices-bipolar-junction-transistors
Question Answer in Malayalam General Knowledge
Question Answer Bank
Multiple Choice Question Bank
Question Answer Category
Multiple Choice Question Category
Home
->
Multiple Choice Questions
Question Set
digital electronics logic gates
1. The output of an OR gate with three inputs, A, B, and C, is LOW when ________.
(A): A = 0, B = 0, C = 0
(B): A = 0, B = 0, C = 1
(C): A = 0, B = 1, C = 1
(D): all of the above
Previous Question
Show Answer
Next Question
Add Tags
Report Error
Show Marks
Ask Your Doubts Here
Type in
(Press Ctrl+g to toggle between English and the chosen language)
Post reply
Comments
Show Similar Question And Answers
QA->A cyclist goes 40 km towards East and then turning to right he goes 40 km. Again he turn to his left and goes 20 kn. After this he turns to his left and goes 40 km, then again turns right and goes 10 km. I-low far is he from his starting point ?....
QA->The average of six numbers is x and the average of three of these is y. If the average of the remaining three is z, then....
QA->Which is electrical circuits used to get smooth de output from a rectified circuit called?....
QA->The output quality of printer is measured by..........
QA->Which one of the following is an output device?....
MCQ->Assertion (A): When all inputs of a NAND-gate are shorted to get a one input, one output gate, it becomes an inverter.Reason (R): When all inputs of a NAND-gate are at logic 'O' level, the output is at logic 'I' level.....
MCQ->An AND gate has four inputs. One of the inputs is low and other inputs are high. The output....
MCQ->Refer to the display multiplexer given below. The MSD display is blank, while the LSD seems to be OK. The input and output lines to the 74157 and 7449 are checked with a scope and can be seen changing levels. The A input on the 74139 also changes; however, the 0 output on the 74139 is always LOW and the 1 output is always HIGH. The B and EN inputs on the 74139 are always LOW. What could cause the problem and what should be done to correct it? ....
MCQ->The output of an OR gate with three inputs, A, B, and C, is LOW when ________.....
MCQ->A certain BCD-to-decimal decoder has active-HIGH inputs and active-LOW outputs. Which output goes LOW when the inputs are 1001?....
×
×
Type The Issue
×
Your Marks
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use | Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...
Privacy
|
Terms And Conditions
Question ANSWER With Solution